This paper presents two novel active-feedback single Miller capacitor frequency compensation techniques for low-power three-stage ampli¯ers. These techniques include the active-feedback single Miller capacitor frequency compensation (AFSMC) and the dual active-feedback single Miller capacitor frequency compensation (DAFSMC). In the proposed techniques, only one Miller capacitor in series with a current bu®er is utilized. The main advantages of the proposed three-stage ampli¯ers are the enhanced unity-gain bandwidth and the reduced silicon area. Small-signal analyses are performed and the design equations are obtained. Extensive HSPICE simulation results are provided to show the usefulness of the proposed AFSMC and DAFSMC ampli¯ers in both large and small capacitive loads.
Introduction
Multistage ampli¯ers are widely used in the analog and mixed signal circuits to achieve high dc gain and large output signal swing simultaneously, because, although the cascoding of transistors is a well-known means to increase the dc gain of the single-stage ampli¯ers; however, this is not possible in the recent sub-micron CMOS technologies due to the reduced power supply voltage dictated by the technology scaling. However, multistage ampli¯ers have additional frequency poles and zeros resulting in inherently instability and reduced signal bandwidth if any frequency compensation technique is not employed.
There are generally two di®erent compensation schemes in the three-stage ampliers: nested Miller compensation (NMC) and reversed nested Miller compensation (RNMC). 1 In three-stage NMC ampli¯ers, the second stage is non-inverting and the last stage is inverting. This approach employs two compensation capacitors and exploits the Miller e®ect to split the frequency poles to achieve the desired phase margin and transient response. Nonetheless, this solution results in a gain-bandwidth product of one-quarter that can be achieved by a single-stage ampli¯er and in a high power consumption. 2 Recently, a few di®erent compensation schemes have been proposed in order to overcome the inherent limits of the NMC ampli¯ers. 2À9 An RNMC ampli¯er usually has a higher bandwidth than the NMC one since in the RNMC ampli¯er as shown in Fig. 1 (a) the inner compensation capacitor is located between the output of the¯rst and second stages and, hence, does not load the ampli¯er's output. 1 However, the basic RNMC scheme has the stability problem because of appearing a low frequency right half plane (RHP) zero in its frequency response. 10 To alleviate this problem, many RNMC techniques have been reported which are basically canceling the RHP zero such as the RNMC ampli¯er with a nulling resistor or voltage and/or current followers, 10, 11 the reversed active feedback frequency compensation (RAFFC), 12 the RNMC ampli¯er with voltage bu®er and resistor, 13 and single Miller capacitor with a nulling resistor. 14 In Ref. 6 a three-stage ampli¯er with a single Miller capacitor compensation (SMC), shown in Fig. 1(b) , has been introduced. This technique achieves one left half plane (LHP) zero and another RHP zero and needs a relatively large compensation capacitor especially in the heavily capacitive load applications. In this paper, two The paper is organized as follows. In Sec. 2, the proposed frequency compensation techniques are described and small-signal analyses are performed with both large and small capacitive loads to obtain the design equations. The circuit implementation and the simulation results of the proposed ampli¯ers are presented in Secs. 3 and 4, respectively. Finally, Sec. 5 concludes the paper.
Compensation Techniques

Overall structures
Figures 1(c) and 1(d) shows the basic block diagram of the proposed AFSMC and DAFSMC three-stage ampli¯ers, respectively, where g mi ; C i , and R i represent the i th stage transconductance, the equivalent parasitic capacitance, and the output resistance of the corresponding gain stages, respectively. R; R a and R b represent the input resistance of the corresponding current bu®er stages. C L includes the load capacitor as well as the output parasitic capacitor of the third stage.
In AFSMC ampli¯er, a single Miller capacitor, C m , in series with a current bu®er stage, g m , is placed between the output of the¯rst and third stages of the ampli¯er whereas in the DAFSMC ampli¯er, two such active-feedback networks comprising of g ma and g mb current bu®er stages and C m1 and C m2 compensation capacitors are employed.
With an active-feedback frequency compensation scheme that is possible to achieve both high dc gain and large signal bandwidth simultaneously, and reduce the size of the compensation capacitor(s) to save the silicon die area. 3 Moreover, the RHP zero is canceled because the signal feed through the compensation capacitor(s) becomes negligible. In fact, this technique is like the well-known cascode compensation scheme which is widely used in the two-stage ampli¯ers.
An additional transconductance stage, g mf , is employed between the output of the¯rst and third stages. This forms a pushÀpull class AB stage at the output node that improves the large-signal transient response by enhancing the slew-rate of the ampli¯er. Moreover, considering g m3 ¼ g mf simpli¯es the small-signal analysis of the ampli¯er and is used in the small-signal analysis of the proposed ampli¯ers.
It is worth mentioning that in the both proposed ampli¯ers, the RNMC technique is employed since an RNMC ampli¯er outperforms the NMC one especially in large capacitive loads. Nonetheless, the proposed compensation techniques can also be used in the NMC ampli¯ers as well. Figure 2 shows the equivalent small-signal circuit of the proposed three-stage DAFSMC ampli¯er where the inter stage coupling capacitors are neglected. By writing KCL at nodes A and B we have:
Small-signal analysis
where the input resistance of each current bu®er stage was considered equal to the reciprocal of its transconductance, i.e., R a ¼ g
This assumption is true as is clearly seen in the circuit implementation of the ampli¯ers. By considering g ma =C m1 ¼ g mb =C m2 the input voltage of both current bu®er stages in the DAFSMC ampli¯er becomes equal making the compensation capacitors to be paralleled and the transconductance of the current bu®er stages to be added. This condition can easily be satis¯ed by appropriate design of the DAFSMC ampli¯er as will be shown in the next sections. Therefore, by considering C m ¼ C m1 þ C m2 ; g m ¼ g ma þ g mb , the small-signal equations of both proposed ampli¯ers are the same and hence we will consider only one small-signal analysis for both AFSMC and DAFSMC ampli¯ers.
According to Fig. 2 , the small-signal equations of both proposed ampli¯ers are given by: Therefore, the small-signal transfer function of both proposed ampli¯ers is obtained as:
where
In the following, two di®erent cases in regards of the load capacitor are considered to simplify the small-signal transfer function given in (7) to get a clear insight into the operation of the proposed ampli¯ers. Moreover, in both cases, it is assumed that the dc gain of all stages is much larger than one, i.e., g m1;2;3 R 1;2;3 ) 1 and g m R 1;2;3 ) 1.
Large load capacitor
When the load capacitor is very large and we have C L ) C m1 ; C m2 ) C i , the smallsignal transfer function given in (7) is simpli¯ed as
where A dc and ! p1 are the dc gain and dominant real pole of the ampli¯ers, respectively. In relations (15) and (16), it was also assumed that R 1 C 1 ) R 2 C 2 and
These assumptions can easily be achieved by making the¯rst stage output resistance (R 1 ) much larger than that of the second stage one. For this reason and also to achieve high dc gain, a cascode structure was utilized in the circuit realization of the¯rst stage ampli¯er whereas a simple common source topology was employed in the second stage ampli¯er. The gain-bandwidth product (! GBW ) of the proposed ampli¯ers is simply given by:
As is seen from relation (15), the proposed ampli¯ers have two zeros and three nondominant poles. The zeros are given by:
where both zeros are located at the left half plane and, hence, not only the ampli¯er's stability is not degraded due to the zeros, but also the LHP zeros can lead to an extra phase margin which improves the stability and transient performance of the ampli¯er provided they are located after the unity-gain frequency in the closed-loop con¯guration.
To drive the nondominant poles, it is assumed that the third nondominant pole is much larger than the¯rst and second nondominant poles. Therefore, the third nondominant pole of the ampli¯er is given by:
The¯rst and second nondominant poles are hence given by:
As is clear the poles splitting have been performed su±ciently and we have j! p1 j ( j! p2;3 j ( j! p4 j. The stability analysis of the proposed ampli¯ers is determined by neglecting the e®ect of the zeros in the open-loop signal transfer function given in (15) and also the high-frequency nondominant pole, ! p4 , and then considering the closed-loop transfer function of the ampli¯ers in a unity-gain feedback con¯guration. Therefore, the closed-loop unity-gain feedback transfer function of the ampli¯ers is given by:
Since the order of the numerator in relation (22) is less than that of its denominator, the stability of the ampli¯ers is basically determined by the denominator. By applying the RouthÀHurwitz stability criterion as described in Ref. 17 on the characteristic equation (22), the following asymptotic stability condition is obtained:
As is seen from (23), the ! GBW can be increased by choosing a large transconductance for the current bu®er stages. Therefore, the transconductance of the current bu®er stages is used as an important design parameter in enhancing the ! GBW . This is one of the main advantages of the active-feedback frequency compensation technique. 3 It should be noted that the transconductance of the current bu®er stages can be made larger without considerable increase in the power consumption because the current bu®er stages do not need to drive the large load capacitors unlike the output stage. Moreover, as is clear employing two di®erent current bu®ers in the DAFSMC ampli¯er doubles the maximum achievable gain-bandwidth product compared to that of the AFSMC one. This extra current bu®er stage can be realized without any power dissipation as is seen in the circuit realization of the proposed ampli¯ers in the next section.
The asymptotic stability condition given in relation (23) also results in the following design constraint:
This relation is also simpli¯ed if we make C m ) g m1 R 2 C 2 by proper design of the second stage ampli¯er and hence results in g m > g m1 . Therefore, to ensure the stability of the closed-loop ampli¯er it is su±cient to make the transconductance of current bu®ers greater than the¯rst stage transconductance. To avoid any peaking at the frequency response of the proposed ampli¯ers, a proper value of the damping factor of the second-order polynomial at the denominator of the open-loop transfer function given in relation (15) should be considered. 2 By using a third-order Butterworth response in order to arrange the nondominant poles of the proposed ampli¯ers similar to that described in Ref. 3 which corresponds to a damping factor of 1= ffiffi ffi 2 p , the following design constraints are obtained:
According to (25), the size of the compensation capacitors can be very smaller than that of the load capacitor, C L . This helps us to decrease the value of the compensation capacitors signi¯cantly without any stability concern especially in the large capacitive load applications yielding a considerable amount in saving of the silicon area. Table 1 summarizes the stability conditions and the maximum achievable ! GBW for the basic RNMC, SMC, and the proposed three-stage ampli¯ers. As is clear from this table, the proposed AFSMC and DAFSMC ampli¯ers need the smaller compensation capacitor(s) than the basic RNMC and SMC ampli¯ers. Although the maximum unity-gain bandwidth of the SMC ampli¯er can be comparable to that of the proposed ones, however, since the SMC ampli¯er needs a larger compensation capacitor, its unity-gain bandwidth is very smaller than that of the AFSMC and DAFSMC ampliers with the same¯rst-stage transconductance, g m1 .
Small load capacitor
If the load capacitor is not very larger than the compensation capacitor(s), in this case the only assumption can be made to simplify the small-signal transfer function is the large dc gain in stage ampli¯ers. In this case, it can readily be shown that we have: 
where A dc and ! p1 are also given by relation (16) . By the following conditions, the small-signal transfer function is simpli¯ed as (29):
where one of the nondominant poles associated with C 2 is simply cancelled with the second zero. This pole-zero cancellation can be performed either at frequencies well beyond the unity-gain bandwidth or in the passband frequencies. Although, the polezero incomplete cancellation beyond the unity-gain bandwidth does not degrade the ampli¯er's closed-loop settling behavior, 18 however, this needs a large transconductance in current bu®ers and third stage ampli¯er and hence results in more power dissipation. Therefore, the pole-zero cancellation can be made in the passband and the required conditions can be satis¯ed by using a lower transconductance in the second stage ampli¯er and also making the second stage output parasitic capacitor, C 2 , in order of a few pF by using nonminimum channel length transistors. Thus, the zero and nondominant poles are given by:
It is worth mentioning that when the load capacitor is very larger than the compensation capacitor (the¯rst case we considered) the conditions required to simplify the small-signal transfer function as (29) cannot be easily satis¯ed. Moreover, the assumptions made in (28) can easily be satis¯ed when the load capacitor decreases. Similar to the previous sub-section, from Routh-Hurwitz criterion the maximum unity-gain bandwidth and minimum required transconductance for current bu®ers are derived as follows:
Moreover, using a third-order Butterworth response in order to arrange the nondominant poles as described in Eqs. (25) and (26) results in:
The stability conditions and the maximum achievable ! GBW for the proposed threestage ampli¯ers are also summarized in Table 1 when the load capacitor is not very larger than the compensation capacitor(s).
Circuit Implementation
The circuit realization of the proposed three-stage DAFSMC ampli¯er is shown in Fig. 3 . The¯rst gain stage is a pMOS input pair folded-cascode ampli¯er realized by transistors M0ÀM10. The second inverting stage is implemented by a commonsource ampli¯er with an active load. The last non-inverting stage is realized by transistors M13ÀM16. The g ma and g mb current bu®ers are simply realized by transistors M6 and M8 of the folded-cascode input stage ampli¯er, respectively, without any extra power dissipation. Finally, the feedforward transconductance stage, g mf , is realized by M16.
To implement the proposed AFSMC ampli¯er it is su±cient to remove the upper compensation capacitor, C m2 , in Fig. 3 and use a twice (or in general the sum of C m1 and C m2 Þ size at the lower compensation capacitor, C m1 . It is worth mentioning that if C m ¼ C m1 þ C m2 then the unity-gain bandwidths of both the proposed ampli¯ers are the same. Fig. 3 . Circuit implementation of the proposed DAFSMC and AFSMC three-stage ampli¯ers (C m2 is not used in the AFSMC ampli¯er).
Simulation Results
To prove the e®ectiveness of the proposed compensation techniques, HSPICE simulation results are performed using a standard 0:35 m BSIM3v3 CMOS technology. The ampli¯ers were designed to achieve a dc gain about 100 dB and a gainbandwidth product about 10 MHz and 20 MHz with a phase margin of at least 65 while driving the capacitive loads of 500 pF and 20 pF, respectively, from a single 1.5 V power supply. The simulations were performed in di®erent process corner cases with a temperature variation spanning from À40 C to 85 C. Two di®erent capacitive loads with the values of 500 pF and 20 pF were considered in all the simulations. Table 2 shows the design parameters used in the circuit simulations. Figure 4 shows the simulated open-loop frequency response of the proposed ampli¯ers with both 500 pF and 20 pF load capacitors. The large signal transient response of the AFSMC and DAFSMC ampli¯ers in a unity-gain negative feedback con¯guration to a 500-mV input step is shown in Fig. 5 for di®erent capacitive loads. Tables 3 and 4 summarize the simulation results of the proposed three-stage ampli¯ers. In Table 5 , the simulated device parameters have been summarized.
The robustness of the proposed ampli¯ers against process and mismatch variations were evaluated through extensive circuit level Monte Carlo simulations. The results are shown in Fig. 6 where the gain bandwidth product and phase margin of the proposed ampli¯ers in two di®erent load capacitor conditions are illustrated for 500 iterations in which both process and local variations of device parameters were taken into account. As is seen the proposed ampli¯ers are more tolerant to the process variations and show negligible performance degradation.
To characterize and compare the small signal (! GBW Þ and the large signal (slew rate) behaviors of di®erent three-stage ampli¯ers the following¯gures of merits have Table 2 . Design parameters used in the simulations. Table 6 summarizes the performance results of a few recently published threestage ampli¯ers as well as the proposed ones in this paper. As is seen, the proposed ampli¯ers outperform all of the ampli¯ers listed in Table 6 as well. It is worth mentioning that the simulation results of the proposed ampli¯ers have been compared to the experimental results of the previously reported ampli¯ers in Table 6 . Although this comparison is not fair, however, since the proposed ampli¯ers do not rely on any speci¯c matching requirement, and on the other hand, they achieve a small-signal¯gure of merit about three times that of the best reported values, therefore, a higher¯gure of merit is also expected for the measured results of the proposed ampli¯ers as well. When the load capacitor is small, it is more power e±cient to employ the proposed single Miller capacitor active feedback technique in NMC ampli¯ers instead of RNMC ones as also recently used in Ref. 16 . Because, in this case, a lower transconductance in the second stage ampli¯er is needed. Hence, a non-inverting second stage transconductance which is used in NMC ampli¯ers will be power e±cient than employing a non-inverting transconductance in the third stage used in RNMC ampli¯ers.
The proposed DAFSMC ampli¯er outperforms the AFSMC one in regards of the both large signal and small signal¯gures of merits as theoretically expected since the transconductance of current bu®ers in the DAFSMC ampli¯er is about twice that of AFSMC one without any extra power dissipation. Table 5 . Simulated device parameters. 
Conclusions
In this paper, two novel frequency compensation schemes called AFSMC and DAFSMC for three-stage ampli¯ers were proposed. It was shown that a larger bandwidth compared to the other reported techniques can be obtained by using a single Miller compensation capacitor with an active-feedback network. Furthermore, by using the active-feedback capacitors the die area of the ampli¯er is signi¯cantly reduced since their values can be made very small.
